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 In this paper a new, operational transresistance amplifier (OTRA) based, 
third order quadrature oscillator (QO) is presented. The proposed structure 
forms a closed loop using a high pass filter and differentiator. All the 
resistors employed in the circuit can be implemented using matched 
transistors operating in linear region thereby making the proposed structure 
fully integrated and electronically tunable. The effect of non-idealities of 
OTRA has been analyzed which suggests that for high frequency 
applications self-compensation can be used. Workability of the proposed QO 
is verified through SPICE simulations using 0.18μm AGILENT CMOS 
process parameters. Total harmonic distortion (THD) for the proposed QO is 
found to be less than 2.5%. The sensitivity, phasenoise analysis is also 
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1. INTRODUCTION  
In last few decades current-mode (CM) processing has evolved as a promising design technique to 
provide efficient solutions to circuit design problems. This evolution has resulted in emergence of numerous 
CM analog building blocks [1].The operational trans resistance amplifier (OTRA) is one among these blocks. 
It is a high gain current input, voltage output amplifier [2] and uses current feedback technique which makes 
its bandwidth almost independent of the closed loop gain. Additionally it is free from the effect of parasitic 
capacitances at the input due to virtually internally grounded input terminals [2] and hence non-ideality 
problem is less in circuits implemented using OTRA.  
Quadrature oscillators (QO) are an important class of circuits and find wide application in 
communication, power electronics and instrumentation. This has led a consistent research effort towards 
second order QO design using wide variety of active blocks, as is evident from vast literature available  
[2-14] .It is well known that higher order networks, provide better accuracy, frequency response and 
distortion performance [15-17] as compared to lower order circuits. Owing to this in recent past few third 
order QO designs [15], [16], [18-32] have been reported. Realizing sinusoidal oscillator using closed loop 
with positive feedback is a well-established method. A careful observation suggests that all the reported third 
order QO designs are based on forming closed loop using combinations of lossy and/or lossless integrators. 
In this paper a new OTRA based third order QO is proposed that adapts the scheme of using second order 
high pass filter and a differentiator in a feedback loop [32].A comparative statement of the proposed structure 
with previously reported QO circuits is recorded in Table 1. It may be observed from the table that the 
available topologies-presented in [19] are realized using op-amps however, the constant gain-bandwidth  
product and lower slew rate of the op-amps limit their high frequency operations. Additionally these circuits 
use more number of active components as compared to proposed circuit 
a. Lack electronic tunability [15], [19], [20], [24]  
b. Use mix of active blocks such as DDCC and OTA [28],CCCDTA and OTA [29],CCCCTA and OTA [30] 
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c. Provide voltage output at high impedance [15], [16], [20], [22], [24], [25], [28], [29], [31] making a 
buffer necessary to drive the voltage input circuits 
d. Provide current output [18], [20-22]which need to be converted to voltage for circuits requiring voltage 
inputs and would considerably increase the component count 
 
 
Table 1. A comparative statement of the proposed structure with previously reported QO circuits 
Ref.      Active      No of active         Close loop                  Passive elements       Electronic    Output      Output                Floating  
             blocks         blocks               formation scheme              C + R                   tuning         Type       Impedance   passive Compnents 
 [15] CCII      3 Fig. 1, two lossy and                  3 +5             N         Voltage          High     N 
                                                    one lossless integrators  
                                         3           Fig.2, -do-                   5+3              N           Voltage          High     N 
                                         3     Fig. 3, Intuition                   3+5              N          Voltage          High                  N 
[16] OTA      3 Fig. 7, two lossy and one          3+0              Y          Voltage           High     N 
                                                        lossless integrators  
                                         4         Fig. 9, -do-                   3+1              Y            Voltage         High     N 
[18] CDTA      3             -do-                   3+0              Y          Current          High     N 
[19] Op-amp      3             -do-                   3+5              N            Voltage          Low     Y 
                                         3             -do-                   5+3              N            Voltage          Low     Y 
[20] CCII      2  A second order low pass  
                                                       filter and  an  integrator  3+3                       N             Both              High                Y 
[21] CCCII     4              -do-                   3+0              Y            Current           High     N 
[22] CCCII     3  one lossy and two 
                                                         lossless integrators                    3+0               Y              Both               High     N 
[23] CCCII     4 Cascade of three LPFs 
                                                         with gained feedback   3+1               Y            Voltage            High      N 
[24] DVCC     4 A second order LPF and   
                                                                  an integrator                   3+3               N              Voltage High     Y 
[25] CDTA     3                -do-                   3+0               Y               Both High      N 
[26] OTRA     2                 -do-                   3+4               Y              Voltage Low   R1+C 
[27] CCCCTA     2                -do-                   3+0               Y              Current High     N 
[28] DDCC  
                  and OTA     3                 -do-                   3+1               Y               Voltage High     N 
[29] CCCDTA  
                 and OTA     2                 -do-                   3+0               Y                  Both High              N 
[30] CCCCTA 
                 and OTA     2                 -do-                   3+0               Y                Current High    N 
[31]           DVCCTA     2 Fig. 5, HPF and differentiator  3+1               Y                  Both High    N 
                                        2 Fig. 6, -do-                   3+2               Y                  Both High    N 
[32] OTRA     2 Fig.2,LPF and integrator  3+3               N               Voltage Low R2,R3,C1,C2 
                                       2 Fig.3,HPF and differentiator  3+3               N               Voltage Low R1,R2,C2,C3 
Proposed OTRA     2 Fig.2HPF and differentiator  3+4               Y               Voltage Low R1+C 
 
 
Above discussion suggests that OTRA based QO is most suitable choice for voltage output 
configurations.Rest of the paper is as organized as follows: in section 2 proposed circuit is described 
followed by Effect of nonideality of OTRA is dealt in section 3. Section 4 explains the MOS-C 
implementation details of proposed structure. Proposed structured is verified experietally by contructing 
OTRA using offshelf IC’s AD844 [34], phase noise analysis using the method discussed in [35], [36] is 
presented in section 5. Sensitivity analysis are discussed in section 6. The simulation and experimental results 
are presented in section 7 and paper is concluded in section 8. 
 
 
2. PROPOSED CIRCUIT  
















































       (1) 
 
The output voltage is the difference of two input currents multiplied by trans-resistance gain (Rm). 
Ideally the trans-resistance gain Rm approaches infinity and therefore the OTRA must be used in a negative 
feedback configuration [2]. The proposed QO topology is shown in Figure 2. It uses an OTRA based second 
order high pass filter [32] (C1=C3) and an inverting differentiator in the feedback forming a closed loop, 
which results in a third order characteristic Equation given by  
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Figure 1. OTRA circuit 
 
Figure 2. Proposed circuit 
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3. NONIDEAL ANALYSIS 
Ideally the transresistance gain Rm is assumed to approach infinity. However, practically Rm is a 
frequency dependent finite value. The output of the QO may deviate due to non-ideality of OTRA in practice. 
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Where oR represents the dc transresistance gain. For high frequency applications the transresistance gain 



















Taking this effect into account the characteristic Equation given by (2) modifies to 
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Z   
 
 Due to parasitic effect the FO and CO also change and are given by (8) and (9) respectively 
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As the parasitic capacitance of the OTRA is very small, using approximation CCC
P
 )( 2  the W, X, Y and 
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Z         (12) 
 
  By substituting W, X, Y, Z from (10), (11), (12) in (7) the characteristic Equation and hence the FO 
and CO can be obtained which are same as given by (2), (3) and (4) respectively. 
 
 
4. MOS-C IMPLEMENTATION  
  The differential input of OTRA allows the resistors connected to the input terminals of OTRA to be 
implemented using MOS transistors with complete non-linearity cancellation [33]. Each resistor 
implementation require two matched N MOS transistorsas shown in Figure 3.  
  Figure 4 shows a typical MOS based implementation of resistance connected at inverting terminal of 
OTRA where nodes X and Y need to be connected to inverting and non-inverting terminals of the OTRA 
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  Where μ, COX and W/L represent standard transistor parameters and Va and Vb are the gate voltages. 
The MOS based implementation of the proposed circuit of Figure 2 is shown in Figure 4. The resistance 
value may be adjusted by appropriate choice of gate voltages thereby making oscillator parameters 
electronically tunable. 
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Figure 3. The MOS based resistor [33] 
 
Figure 4. The MOS based implementation of QO Circuit 
 
 
5. PHASE NOISE ANALYSIS 
The random frequency fluctuations in a phase of a signal can be treated as a phase noise.To 
calculates the phase noise a procedure discussed in [35], [36] is adopted. The open loop transfer function 
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The H(s) given by (14) can also be expressed in terms of magnitude and phase as  
 


























































































































































     (18) 
 
From Equation (18) it is clear that Frequency stability of proposed quadrature oscillator decreases with 
increase of o . 
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6. SENSITIVITY ANALYSIS 
The sensitivity is an important performance criterion of any network. The sensitivity of FO ( o ) 












































From the above Equations it is observed that all passive sensitivities for both the circuits are lower than unity 
in magnitude. It ensures that the sensitivity performance is good. 
 
 
7. SIMULATION AND EXPERIMENTAL RESULT 
The proposed QO is verified through simulations using the CMOS implementation of the OTRA 
[9]. The SPICE simulations are performed using 0.18µm CMOS process parameters provided by MOSIS 
(AGILENT). Supply voltages taken are ±1.5V. Component values are chosen as C1=C2=C3=CD=100pF and 
R1=R2=5KΩ, RD=10KΩThe simulated FO was observed to be 320 KHz as against the calculated value of 
318.47 KHz. The simulated transient output and corresponding frequency spectrum are shown in Figure 5(a) 















Figure.6. Frequency Tuning with (a) Resistance (b) with Capacitance for circuit 
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The FO of the proposed QO can be tuned through R or C variations, as suggested by (3).The FO 
tuning with R (varied from 3kΩ to 6kΩ) while keeping C fixed (100pF) is shown in Figure 6(a) whereas 
tuning with C (varied from 60pF to 140pF) with R fixed at 5kΩ is depicted in Figure 6(b). It may be 
observed that the simulated and theoretical values of FO are in close agreement. 
The %THD variation with R and C is also studied and is depicted in Figure 7.The %THD variation 
with R (C = 100pF) for both Quadrature outputs, is recorded in Figure 7(a) and the largest value observed is 
1.87%. Similarly Figure 7(b) shows %THD variation with C (R= 5kΩ) where in the maximum observed 
value is well within 2.5%. The phase error plots between Vout1 and Vout2 are drawn in Figure 8. Variation of 


















Figure.9. Plot of Vout1 vs Vout2 
 
Figure.10. Transient Response of Proposed circuit on 
CRO 
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The plot of Vout1 vs Vout2 is shown in Figure 9. The proposed quadrature oscillator is also tested 
experimentally by bread boarding the circuit of Figure 2 and the corresponding transient response shown in 
Figure 10.The OTRA is realized using Current feedback operational amplifier (CFOA) IC AD844AN [34] 




New realization of OTRA based third order quadrature oscillator is presented in this paper using a 
high pass filter and a differentiator.  The functionality of proposed structure is verified through SPICE 
simulations using 0.18 µm technology parameter. This topology is further tested experimentally where in the 
OTRA is realized using off the shelf CFOA IC AD844.The simulation and experimental results   are found to 
be in close agreement with theoretical propositions. The simulated value of % THD is quite low. The phase 
noise analysis is also discussed for the proposed Q.O.The sensitivity of ω w.r.t passive components is also 
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